

Contents

1	Introduction	1
1.1	Motivation	1
1.2	Image Domain Warping	4
1.3	Thesis Overview	8
1.4	Prior Work	10
1.5	Contributions	11
1.6	List of Publications	14
2	Sparse Feature Extraction and Matching	17
2.1	Introduction	17
2.2	Related work	19
2.3	Algorithmic Details of SKB	20
2.3.1	Interest Point Detection	20
2.3.2	Descriptor Calculation	22
2.3.3	Descriptor Matching	23
2.3.4	Descriptor Performance	25
2.4	Hardware Architecture	27
2.4.1	Image Pyramid and Line Buffer	28
2.4.2	Detection and Extraction Core	29
2.4.3	Descriptor Matching	34
2.5	Results	37
2.5.1	ASIC Implementation of the Core	37
2.5.2	FPGA Implementation of the System	38
2.6	Summary and Conclusions	39
2.A	Improved Kernels	41

3	Spatio-Temporal Edge-Aware Filtering	43
3.1	Introduction	43
3.2	Related Work	45
3.2.1	Edge-Aware Filtering	45
3.2.2	Optimization Problems	46
3.2.3	Temporal Consistency	47
3.2.4	Optical Flow Estimation	48
3.2.5	Features	49
3.3	STEA Filtering Pipeline	50
3.3.1	Spatial Filtering of Dense Data	52
3.3.2	Spatial Filtering of Sparse Data	54
3.3.3	Efficient Formulation of the Spatial Filter	55
3.3.4	Temporal Filtering	57
3.3.5	Temporal Permeabilities and Flow Constancy	59
3.4	CPM with Binary Descriptors	61
3.4.1	Binarized Octal Orientation Maps	61
3.4.2	Modifications of CPM and Parametrization	65
3.5	Results and Comparisons	66
3.5.1	Implementation and Choice of Parameters	66
3.5.2	Performance of CPM and BOOM	68
3.5.3	Optical Flow Performance	73
3.5.4	Applications and Temporal Consistency	78
3.6	Summary and Conclusions	82
3.A	Comparison of BOOM and SKB	85
3.B	A BOOM Feature Extraction Core	86
3.C	MVS with Nearest Neighbour Fields	87
4	Evaluation of Linear Solvers for IDW	89
4.1	Introduction	89
4.2	Related Work	90
4.3	Preliminaries	91
4.3.1	Linear Systems in Image/Video Processing	91
4.3.2	Matrix Properties in IDW Applications	93
4.3.3	Linear Solver Algorithms	94
4.3.4	Direct Cholesky Solver	96
4.3.5	Incomplete Cholesky Factorization	96
4.3.6	Iterative CG Solver	98
4.4	Evaluated Hardware Architectures	99

4.4.1	Cholesky Variants	99
4.4.2	Approximate Cholesky Variants	102
4.4.3	Conjugate Gradient Variants	102
4.5	Estimation Framework	104
4.5.1	Test Data Generation	105
4.5.2	Runtime, Precision & Activity	105
4.5.3	Power & Area Estimation	106
4.6	Evaluation Results	107
4.6.1	Matrix Condition and Solution Accuracy . . .	108
4.6.2	Results	109
4.6.3	Discussion	112
4.7	Summary and Conclusions	113
5	Efficient Resampling for MADs	117
5.1	Introduction	117
5.2	Background	118
5.2.1	Ideal Single View Resampling	118
5.2.2	Sampling for Multiview Displays	118
5.2.3	Resolution Ratio	120
5.3	Practical Multiview Resampling	121
5.3.1	Resampling Artifacts	121
5.3.2	Removing Aliasing Artifacts	122
5.4	Evaluation	125
5.4.1	Resampling strategies	126
5.4.2	Discussion	128
5.5	Summary and Conclusions	129
6	Logarithmic Number Units	131
6.1	Introduction	131
6.2	Related Work	133
6.3	Preliminaries	136
6.3.1	LNS Number Representation and Format . . .	136
6.3.2	Arithmetic Operations in LNS	137
6.3.3	Rounding Modes and Precision	137
6.3.4	Cotransformation	138
6.4	Architecture Template and Extensions	140
6.4.1	MulDiv and AddSub Preprocessing Blocks . . .	140
6.4.2	Main Interpolator Block	140

6.4.3	LogExp Block	142
6.4.4	Postprocessing Block	143
6.4.5	Trigonometric Functions	143
6.5	LNU Generator	148
6.5.1	Polynomial Fitting	148
6.5.2	Error Calculation and Word Width Selection	149
6.6	Processor Integration	150
6.7	LNU Design Space Exploration	153
6.7.1	Area, Precision and Timing Tradeoffs	153
6.7.2	Function Kernel Performance	154
6.8	LNUs in a Larger Context	161
6.8.1	Comparison with Related Work	161
6.8.2	Chip Variants Designed	166
6.8.3	Instruction Level Performance	166
6.8.4	Function Kernel Performance	170
6.9	Summary and Conclusions	172
7	Stereo-to-Multiview Prototype	175
7.1	Introduction	175
7.2	Background and Related Work	176
7.2.1	Multiview Synthesis Methods	176
7.2.2	Image Features and Saliency Estimation	177
7.2.3	Linear Solvers	178
7.2.4	Resampling for Multiview Displays	178
7.2.5	Real-time Systems and HW Architectures	179
7.3	Algorithmic Flow	180
7.3.1	Sampling Lattices, Domains and Warps	180
7.3.2	Video Analysis	182
7.3.3	Warp Generation	183
7.3.4	Warp Interpolation and Rendering	187
7.4	Hardware Architecture	190
7.4.1	Interfaces	191
7.4.2	Schedule and Memory Maps	192
7.4.3	Stereo Video Analysis	193
7.4.4	Warp Generation	195
7.4.5	Interpolation, Rendering and Accumulation	201
7.5	Results	202
7.5.1	Multiview Synthesis Results	202

7.5.2	Functional Characteristics and Performance . .	207
7.5.3	ASIC Complexity and Power Estimates	208
7.5.4	Comparison with Related Work	210
7.6	Summary and Conclusions	213
8	Conclusions	217
8.1	Summary of Main Results	218
8.2	General Observations on Efficiency	223
8.3	Outlook and Future Work	225
A	Chip Gallery	229
B	Notation and Acronyms	241
	Bibliography	247
	Curriculum Vitae	271