

Contents

1	Introduction	1
1.1	Motivation	1
1.2	Opportunities and Challenges	2
1.3	The Case for a System-on-Chip	6
1.4	Contributions	8
1.5	List of Publications	11
1.6	Thesis Overview	12
2	Edge Processing with MCU-Type Systems	15
2.1	Introduction	15
2.2	Near-Threshold Computing	16
2.3	Tightly Memory-Coupled Clusters	16
2.4	The PULP Multiprocessor Cluster	18
2.4.1	Test-and-Set Atomic Memory Access	20
3	Synchronization for Embedded Parallel Architectures	21
3.1	Introduction	21
3.1.1	Synchronization-Free Regions	23
3.1.2	Relevance of Fine-Grain Synchronization	23
3.1.3	Hardware Acceleration	24
3.2	SCU Hardware Architecture	25
3.2.1	SCU Base Unit	25

3.2.2	SCU Extensions	26
3.2.3	Integration	31
3.2.4	Circuit Area, Scalability	32
3.3	Single-Instruction Synchronization	34
3.4	Fused Interrupt Handling	37
3.5	Literature Review	38
3.5.1	Target System Type	38
3.5.2	SFR Size	40
3.5.3	Synchronization Hardware Complexity	41
3.5.4	PM and Signaling Mechanism	43
3.5.5	Implementation Stage	44
4	Hardware-Accelerated Synchronization: Experiments	47
4.1	Introduction	47
4.2	Setup and Methodology	48
4.2.1	Baseline	48
4.2.2	Test Vehicle	49
4.2.3	Probing	49
4.3	Synthetic Benchmarks	50
4.3.1	Barriers	52
4.3.2	Critical Sections	53
4.3.3	Software Footprint	55
4.4	DSP Applications	60
4.4.1	Calculation of Synchronization Overhead	63
4.4.2	Discussion of Results	64
4.4.3	Comparison to Literature	66
4.4.4	Overhead Modeling	68
4.4.5	Implications on Power Consumption	69
4.5	Conclusion	71
5	VivoSoC - A Biomedical Instrumentation SoC	73
5.1	Introduction	74
5.2	Architecture: SoC-Level	76
5.2.1	Analog Front-Ends	76
5.2.2	Power Management IC (PMIC)	80
5.2.3	Nonvolatile Storage	82
5.2.4	Configuration Interface	82
5.3	Architecture: MPCS	85

5.3.1	MCU Master	86
5.3.2	MCU Core	88
5.3.3	μ DMA	89
5.3.4	L2 Memory	91
5.3.5	AFE TimeSync	92
5.3.6	Quad-Core Cluster	93
5.4	AFE Readout Subsystem	95
5.4.1	Principle of Operation	96
5.4.2	AFE Units	99
5.4.3	Buffer Arbitration and L2 Address Selection . .	102
5.4.4	Showcase	104
5.5	Threshold Unit	105
5.6	Physical Layout	108
5.6.1	L2 Memory	110
6	VivoSoC - Power Management & Experiments	115
6.1	Event Distribution and Management	115
6.1.1	Peripheral Event Subsystem	118
6.2	Power Management	119
6.2.1	Power Hierarchy	120
6.2.2	Interlocking PMIC and PMG	122
6.2.3	Deep Sleep	122
6.2.4	PMIC Interface	124
6.2.5	Clock Management	126
6.2.6	MCU	127
6.2.7	Cluster	134
6.3	Experimental Results	138
6.3.1	Static Power	140
6.3.2	Performance & Energy Efficiency	142
6.3.3	Maximum Operating Frequency	144
6.3.4	Dynamic Power	146
6.3.5	Performance per Clock	150
6.3.6	Energy Efficiency	152
6.4	Example Application	156
7	Summary and Conclusion	161
7.1	Overview of the Main Results	162
7.2	Outlook	165

A Chip Gallery	169
A.1 <i>VivoSoC</i> Chips	170
A.2 <i>Triphos</i> Chips	175
B Barrier Program Code	177
B.1 SW	177
B.2 TAS	179
Acronyms	183
Bibliography	187
Curriculum Vitae	197