

Contents

1	Introduction	1
1.1	MIMO Wireless Technology	2
1.1.1	MIMO Gains	2
1.1.2	The Role of MIMO Decoding	4
1.2	Contributions of this Work	8
1.3	Notation	12
1.4	Thesis Outline	13
2	Iterative MIMO Decoding	15
2.1	System Model	16
2.1.1	Transmitter	16
2.1.2	MIMO Channel	18
2.1.3	Iterative MIMO Decoder	19
2.2	The Basics of MIMO Detection	20
2.2.1	Hard-Output MIMO Detection	20
2.2.2	Soft-Input Soft-Output MIMO Detection	31
3	SISO MMSE Parallel Interference Cancellation	39
3.1	Algorithm	39
3.1.1	The SISO MMSE PIC Algorithm	40
3.1.2	Simulation Results	45
3.2	Algorithmic Optimizations	47
3.2.1	Reduction of Algorithmic Complexity	48
3.2.2	Efficient Matrix Inversion	59
3.3	VLSI Implementation	62
3.3.1	VLSI Architecture	62

3.3.2	Implementation Results	72
4	Soft-Input Soft-Output Sphere Decoding	77
4.1	SISO Sphere Decoding	77
4.1.1	The Basics of Sphere Decoding	78
4.1.2	List Sphere Decoding	83
4.1.3	Max-Log LLR Computation as a Tree-Search	87
4.1.4	Tightening of the Tree-Pruning Criterion	91
4.2	Single Tree-Search Sphere Decoding	95
4.2.1	List Administration	97
4.2.2	Extrinsic LLR Clipping	97
4.2.3	The Tree-Pruning Criterion	98
4.3	Channel Matrix Preprocessing	99
4.3.1	Column-Sorting and Regularization of the Channel Matrix	99
4.3.2	Compensation of Self-Interference	101
4.4	Run-Time Constraints	104
4.4.1	Issues with SD Complexity	104
4.4.2	Early-Termination and Scheduling	105
4.5	LLR Correction	108
4.5.1	The Basic Idea	108
4.5.2	Computation of LLR Correction Functions	110
4.5.3	An Example	111
4.6	Simulation Results	112
4.6.1	Impact of the Max-Log Approximation	112
4.6.2	Tightening of the Tree-Pruning Criterion	113
4.6.3	Performance/Complexity Tradeoffs	115
4.6.4	Comparison with RTS and LSD	117
4.6.5	Impact of LLR Correction	120
4.6.6	Information Transfer Characteristics	125
4.6.7	Approaching Outage-Capacity with SISO STS Sphere Decoding	128
4.7	VLSI Implementation of Soft-Output Single Tree-Search Sphere Decoding	129
4.7.1	VLSI Architecture	130
4.7.2	Implementation Results	135

5	Soft-Input Soft-Output Channel Decoding	141
5.1	Convolutional Codes	142
5.1.1	The BCJR Algorithm	144
5.1.2	VLSI Architecture	149
5.1.3	Implementation Results	153
5.2	Low-Density Parity Check Codes	157
5.2.1	Quasi-Cyclic LDPC Codes and Decoding	157
5.2.2	VLSI Architecture	162
5.2.3	Implementation Results	168
5.3	Turbo Codes	171
5.3.1	Decoding of Turbo Codes	173
5.3.2	VLSI Architecture	178
5.3.3	Implementation Results	182
5.4	Performance/Complexity Tradeoff for SISO Channel Decoding	186
5.4.1	Performance and Complexity Measures	186
5.4.2	Tradeoff Comparison and Conclusions	188
6	Performance/Complexity Tradeoffs	191
6.1	Performance and Complexity Measures	191
6.1.1	Performance Measure	192
6.1.2	Throughput and Area Measures	192
6.1.3	Efficiency and Complexity Measures	193
6.2	Performance/Complexity Tradeoffs	196
6.2.1	Impact of Channel Codes to Performance/Complexity Tradeoff	197
6.2.2	SISO MMSE PIC vs. Soft-Output STS-SD	204
7	Summary, Conclusion, and Outlook	211
7.1	Summary	211
7.2	Conclusion	217
7.3	Outlook	217
A	Mathematical Derivations for SISO MMSE PIC	219
A.1	The MMSE Filter Vector	219
A.2	Efficient MMSE Filter Computation	220
A.2.1	Single Matrix Inversion	220
A.2.2	Further Methods for Complexity Reduction	223

A.3 Efficient NPI-Variance Computation	225
List of Acronyms, Figures, and Tables	227
Bibliography	235
Curriculum Vitae	257