

Contents

Acknowledgments	v
Abstract	vii
Zusammenfassung	ix
List of Figures	xvii
List of Tables	xxiii
1 Introduction	1
1.1 A/D conversion	2
1.1.1 Quantization	2
1.1.2 Performance metrics	4
1.2 A/D converter architectures	6
1.2.1 Classification	6
1.2.1.1 Oversampling converters	7
1.2.1.2 Nyquist-rate converters	7
1.2.2 Comparison of application areas	13
1.2.3 The pipelined converter	15
1.3 Motivation	19
1.3.1 Recent publications	21
1.3.2 1.2-V supply voltage	21
1.3.3 Challenges due to the pipelined architecture . .	23
1.4 Thesis goal	24
1.5 Organization of the thesis	25

2	Noise, Errors, and Error Correction	27
2.1	Noise	27
2.1.1	Quantization noise	28
2.1.1.1	Signal power	28
2.1.1.2	Quantization noise power	29
2.1.1.3	Signal-to-quantization-noise ratio	30
2.1.2	Thermal noise fundamentals	30
2.1.2.1	Thermal noise in circuit elements	30
2.1.2.2	Noise bandwidth	31
2.1.3	Thermal noise in subcircuits	32
2.1.3.1	Thermal noise in RC structures	33
2.1.3.2	Thermal noise in an OTA	33
2.1.4	Thermal noise in a pipeline stage	34
2.1.4.1	The sampling phase	34
2.1.4.2	The amplification phase	38
2.1.5	Thermal noise in a reference voltage buffer	43
2.1.6	Thermal noise in the dedicated S/H stage	43
2.1.7	Thermal noise in the pipelined converter	44
2.1.8	Flicker noise	45
2.1.9	Total noise	46
2.1.10	Increasing the signal-to-noise ratio	47
2.2	Errors in pipelined A/D converters	50
2.2.1	Metrics	51
2.2.1.1	DNL and INL	52
2.2.1.2	Narrow and wide codes	53
2.2.1.3	Positive and negative code jumps	53
2.2.1.4	Missing codes	54
2.2.1.5	Missing decision levels	54
2.2.1.6	Monotonicity	55
2.2.2	Maximum tolerable error	55
2.2.3	Overview of important errors	58
2.2.4	SHA and sub-DAC offset errors	59
2.2.5	Sub-ADC errors	60
2.2.6	SHA and sub-DAC gain errors	62
2.2.6.1	Linear gain error caused by an OTA with constant gain	62
2.2.6.2	Non-linear gain error caused by insufficient variable OTA gain	64

2.2.6.3	Gain error due to capacitor mismatch	64
2.2.7	Interstage gain error	65
2.2.8	Sub-DAC non-linearity errors	66
2.2.9	Summary of errors causing non-linearities	68
2.2.10	Settling errors	68
2.2.11	Errors particular to the foremost stage	68
2.2.11.1	Aperture error caused by clock skew	69
2.2.11.2	Errors caused by deviations of the sampling time constants	71
2.2.11.3	Sampling time uncertainty and aperture jitter	82
2.2.11.4	Differential path mismatch	85
2.2.12	Comparator offset caused by time borrowing	86
2.2.13	Conclusions regarding errors	89
2.3	Error correction schemes	90
2.3.1	Overview	90
2.3.2	Digital error correction	92
2.3.3	Passive capacitor error-averaging	97
2.3.4	MDAC segment correction	98
3	Architecture	99
3.1	Overview	99
3.2	Sample-and-hold stage	101
3.2.1	Advantages and disadvantages of a dedicated S/H stage	103
3.2.2	Bandwidth and power considerations	104
3.3	Pipeline stage	105
3.4	Multiplying DAC	106
3.5	Reference voltage buffers	107
3.6	Timing and clock generation	108
3.6.1	Calibrated delay line	110
3.6.2	Duty cycle reconstruction	114
3.7	Operational transconductance amplifier (OTA)	115
3.7.1	Bandwidth and output swing	115
3.7.2	Gain	116
3.7.3	Power consumption	117
3.7.3.1	Regulating amplifiers	118
3.7.3.2	Telescopic and folded cascode OTAs	118

3.7.4	Sharing OTAs between stages	119
3.7.5	Layout of the OTAs	120
3.8	Sub-ADC	123
3.8.1	Requirements	123
3.8.2	Errors	124
3.8.2.1	Offset errors	124
3.8.2.2	Kickback errors	125
3.8.2.3	Time borrowing errors	125
3.8.3	Comparator architectures	125
3.8.3.1	Gain	125
3.8.3.2	Power consumption	126
3.8.3.3	Different input stages	126
3.8.4	Uncalibrated comparator	129
3.8.5	Calibrated comparator	131
3.8.5.1	Calibration algorithm	134
3.8.5.2	Efficiency of the calibration	136
4	Cite	139
4.1	Key aspects	140
4.2	Correction of MDAC errors	141
4.3	Architecture	146
4.3.1	Stage design	146
4.3.2	Sample-and-hold stage	147
4.3.3	Multiplying DAC	147
4.3.4	Operational transconductance amplifier	148
4.3.5	Comparators and reference buffers	149
4.3.6	Digital error correction	150
4.3.7	Clock generation	150
4.3.8	Layout	152
4.4	Measurements	152
4.5	Error analysis	155
4.6	Error correction	157
4.7	Possible solutions	159
5	Nemox	163
5.1	Key aspects of the implementation	164
5.2	Calibration	165
5.3	Architecture	170

5.3.1	Omission of the dedicated S/H stage	170
5.3.2	Pipeline stage design	173
5.3.3	Multiplying DAC	173
5.3.4	Operational transconductance amplifier	176
5.3.5	Comparators	177
5.3.6	Reference voltage buffers	178
5.3.7	Digital circuits	179
5.3.8	Analog-to-digital interface	179
5.3.9	Switches	181
5.3.10	Clocking	181
5.4	Measurement	182
5.4.1	Measurement setup	182
5.4.2	Measurement results	185
	5.4.2.1 Measurements at a sampling frequency of 50 MHz	187
	5.4.2.2 Efficiency of the calibration	188
	5.4.2.3 Increasing the sampling frequency	189
5.4.3	Error analysis	190
5.4.4	Possible solutions for an improved signal acquisition	191
6	Conclusions	193
A	Supporting Material	197
A.1	Reduced thermal noise in a sampling switch	197
A.2	OTA design equations	198
A.3	Applicability of the generic feedback circuit block diagram	204
A.4	Output switch resistance	208
A.5	Mismatch formulas	213
	List of Acronyms	215
	List of Symbols	217
	Bibliography	225
	Curriculum Vitae	237