

Contents

Abstract	v
Kurzfassung	vii
Acknowledgments	ix
1 Introduction	1
1.1 Software Defined Radio	2
1.2 Cognitive Radio	3
1.3 Motivation	4
1.4 Scope of the Thesis	5
1.5 Thesis Organization	7
2 Overview	11
2.1 Wireless Standards	11
2.2 Receiver Architectures	15
2.2.1 Direct-Conversion Receiver	16
2.2.2 Baseband Interface	17
2.2.3 Receiver Requirements	18
2.3 ADC Architectures	18
2.3.1 $\Delta\Sigma$ Modulation	18
2.3.2 ADC Comparison	25
2.4 Conclusion	30

3	ADC Receiver Planning	33
3.1	ADC DR	34
3.2	System Level Trade-Off	35
3.3	Optimum ADC DR from Power Estimation	37
3.4	Discussion of Results	38
3.5	Conclusion	41
4	$\Delta\Sigma$ Modulator Topology	45
4.1	$\Delta\Sigma$ Modulator	46
4.1.1	Speed-Resolution Trade-Off	46
4.1.2	Reconfigurability	48
4.2	Loop Filter	51
4.2.1	Low Power Approach	51
4.2.2	Signal-Swing	54
4.2.3	Signal Transfer Function	55
4.2.4	Settling Requirements	56
4.3	Discrete-/Continuous-Time $\Delta\Sigma$ Modulation	58
4.3.1	Power Consumption Comparison	58
4.3.2	Jitter Comparison	61
4.3.3	Conclusion	64
4.4	Conclusion	65
5	Circuit Design Issues	67
5.1	$\Delta\Sigma$ Modulator Input Stage	68
5.1.1	Stray-Insensitive Integrator and DAC	68
5.1.2	Reference Buffer	73
5.2	Reconfigurable Analog Circuit Blocks	87
5.2.1	OTA	87
5.2.2	Comparator	94
5.3	Conclusion	98
6	Implementations	101
6.1	A 0.13 μm CMOS Tri-Mode Cascaded $\Delta\Sigma$ ADC	101
6.1.1	Modulator Topology	102
6.1.2	Noise Leakage	103

6.1.3	Circuit Implementation	110
6.1.4	Measurement Results	112
6.2	A 0.13 μm CMOS Tri-Level/Multibit $\Delta\Sigma$ ADC	116
6.2.1	Modulator Topology	116
6.2.2	Loop Filter	117
6.2.3	Circuit Implementation	121
6.2.4	Measurement Results	124
6.3	Conclusion	131
7	Frequency Synthesis for Multi-Mode ADCs	133
7.1	Introduction	133
7.2	Timing Jitter and Phase Noise	134
7.2.1	Jitter Metrics	136
7.2.2	Relationship between Jitter and Phase Noise	138
7.3	Sampling Jitter	142
7.3.1	Modulated Jitter	143
7.3.2	White Noise Jitter	146
7.4	PLL Implementation	148
7.4.1	Architecture	148
7.4.2	PLL Circuit Implementation	150
7.4.3	VCO Circuit Implementation	151
7.4.4	Measurement Results	155
7.5	Conclusion	159
8	Summary and Conclusion	161
A	Radio Standard Specifications	167
A.1	GSM/EDGE	167
A.2	UMTS/HSDPA	171
A.3	UMTS-LTE	173
A.4	IEEE 802.11x	175
A.5	WiMax	177

B	Power Estimation Models	181
B.1	DT $\Delta\Sigma$ Modulator Power Estimator	182
B.2	Channel Filter Power Estimator	183
B.3	Power Estimator Accuracy	186
C	CT Integrator Distortion	189
	Bibliography	193
	List of Abbreviations	209
	Curriculum Vitae	215
	List of Publications	217