

Contents

Acknowledgment	iii
Zusammenfassung	v
Abstract	ix
1 Introduction	1
2 Theoretical Aspects of Tunnel Devices	7
2.1 Quantum Tunneling: Semi-Classical Approximation . . .	8
2.2 Tunneling in Semiconductors	10
2.3 Operation Principle of Tunnel Diodes	13
2.3.1 Tunnel Current in Reverse Bias	13
2.3.2 Current Contributions in Forward Bias	15
2.3.3 Influence of Traps: Shockley-Read-Hall Process	19
2.3.4 Richardson's Law - Thermionic Emission . . .	20
2.4 Tunnel Field Effect Transistor	21
2.4.1 Operation Principle of the Tunnel Field Effect Transistor	21
2.4.2 Materials for Direct Band-to-Band-Tunneling .	24
3 Si Nanowire Esaki Diodes	27
3.1 Introduction	27
3.1.1 Historical Comparison	28
3.1.2 Vapor-Liquid-Solid Nanowire Growth Issues . .	29
3.2 Fabrication of Si Nanowire Tunnel Diodes	31

3.2.1	Novel Vapor-Liquid-Solid Grown Tunnel Junctions	31
3.2.2	Diode Processing	33
3.3	Characteristics	35
3.3.1	Variation in Substrate Doping Concentration	37
3.3.2	Unilateral Reversible Stress	39
3.3.3	Characteristics at Low Temperature	43
3.3.4	Simulated Characteristics	46
3.3.5	Phonon-Assisted Tunneling	48
3.3.6	Conductance Measurements at Low Temperature	49
3.3.7	Increased Noise Level in Excess Current	51
3.4	Conclusions	53
4	InAs-Si Nanowire Diodes	55
4.1	Introduction	56
4.2	Fabrication of Nanowire Diodes	56
4.2.1	Device Layout	57
4.2.2	Growth of InAs Nanowires	58
4.2.3	Process Flow for Diode Fabrication	61
4.3	Variation of p-Type Doping	62
4.4	Diode Characterization	64
4.4.1	Characterizations at Different Temperatures	66
4.4.2	Extraction of Valence Band Offset	67
4.5	Variation of n-Type Doping	70
4.5.1	Variation in Nanowire Doping	70
4.5.2	Si Diffusion During Growth	72
4.6	Tunnel Diode Characterization	73
4.6.1	Temperature-Induced Unilateral Reversible Stress	73
4.6.2	Structural Analysis of Hetero-Interface	75
4.6.3	Trap-Assisted Tunneling	78
4.6.4	Irreversible Stress-Induced Traps	83
4.7	Tunnel Diode Performance Comparison	87
4.8	Conclusions	88
5	InAs-Si Tunnel FET	91
5.1	Introduction	91
5.2	Nanowire Tunnel FET Fabrication	91
5.3	Tunnel FET Characteristics	101

5.3.1	Metal Contacts - Ni Alloying	104
5.3.2	Temperature Dependence	106
5.3.3	Subthreshold Slope	109
5.3.4	Location of Tunneling Path	111
5.4	Comparison of Tunnel FET Results	114
5.5	Conclusions	117
6	Outlook	119
	Appendix A Si-Nanowires	123
A.1	Coordinate Transformation of Stress Tensor	123
A.2	Phonon-Assisted Band-to-Band Tunnel Model	124
A.3	Bencocyclobuthene - Material Properties	125
	Appendix B Si-InAs Nanowires	127
B.1	Si-InAs Trap-Assisted Tunneling	127
B.2	Unilateral Stress on Si-InAs Tunnel Junction	131
	Publications	133
	Acronyms	135
	Bibliography	137